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Equivalent Circular Defect Model of Real Defect
Outlines in the IC Manufacturing Process
Xiaohong Jiang, Yue Hao, Senior Member, IEEE, and Guohua Xu
Abstract— For efficient yield prediction and inductive fault
analysis of integrated circuits (IC’s), it is usually assumed that
defects related to photolithography have the shape of circular
discs or squares. Real defects, however, exhibit a great variety
of shapes. This paper presents an accurate model to characterize
those real defects. The defect outline is used in this model to
determine an equivalent circular defect such that the probability
that the circular defect causes a fault is the same as the proba-
bility that the real defect causes a fault, so a norm is available
which can be used to determine the accuracy of a defect model,
and thus estimate approximately the error that will be aroused in
the prediction of fault probability of a pattern by using circular
defect model. Finally, the new model is illustrated with the real
defect outlines obtained by optical inspection.
Index Terms—Equivalent circular defect, fault-probability, IC
defect, yield.
I. INTRODUCTION
THE frequency of defects and the defect size distri-bution are important data for inductive fault analysis
and yield prediction [1]. Defect statistics are also used for
yield estimation [2], [3], integrated circuit (IC) manufacturing
process optimization [4], and test pattern generation [5]. The
probability that a defect causes a fault in the implemented
electrical network depends on the spatial distribution of defects
and the distribution of the defect sizes. In order to avoid
the time-consuming computations required by complex defect
shapes, defects are usually modeled as circular discs [3],
[6]–[9], or squares [10]. However, real defects show a great
variety of different shapes. Fig. 1 shows some real defect
shapes.
Few papers available deal with the question of how to
determine a proper diameter of the circular disc model for
real defect data. If the diameter of the circular disc model
is determined as the maximum extension of the real defect
(see Fig. 2 [11]), the probability of causing a fault would be
estimated too high. Otherwise, if the diameter of the circular
disc model is determined as the minimum extension of the real
defect, the probability of causing a fault would be estimated
too low.
This paper presents an accurate theoretical model of how
to determine an equivalent diameter of the circular defect for
real defect data such that the probability that the circular defect
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causes a fault is the same as the probability that the real defect
causes a fault, so a norm is available which can be used to
determine the accuracy of a defect model, and thus estimate
approximately the error that will be aroused in the prediction
of fault probability of a pattern by using the circular defect
model. Finally, the new model is illustrated with the real defect
outlines obtained by optical inspection.
This paper is organized as follows. Section II starts with
the characterization of the probability that the circular defect
causes a fault and then describes our approach to determine
the equivalent diameter of a circular defect for real defect
data. Section III gives experimental results and discussion.
Section IV concludes the paper.
II. DEFECT OUTLINE MODELING
A. Probability of a Circular Defect to Cause a Fault
Consider multiple patterns consisting of conductors, each
of width and length , with separation between the th
and th conductor as shown in Fig. 3.
Since in general the grids used for layouts are orthogonal,
the analysis of the open circuits or short circuits fault caused by
local defects in the pattern shown in Fig. 3 lays the foundation
for analyzing the open circuits or short circuits fault caused by
a local defect in the general pattern. Assume for simplicity that
an open circuit results only if the pattern is completely broken.
In order to get the probability that a defect causes a fault in
the pattern of Fig. 3, we first make the following assumption.
Assumption: Defects falling in the pattern of Fig. 3 are
uniformly distributed in the pattern.
Then the following Lemma 1 can be obtained [3].
Lemma 1: The probability
that a circular defect with a diameter causes the open
circuits fault in the pattern shown in Fig. 3 is given by
(1)
where, as shown in (2) at the bottom of the next page,
, , , ,
is the maximum value possible of defect diameters, and ,
and is defined in Fig. 3, .
For short circuits fault, we get similar result as shown in
the following lemma.
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Fig. 1. Real defect shapes.
(2)
(3)
where
(4)
(5)
(6)
(7)
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Fig. 2. Circular disc model.
Fig. 3. Multiple patterns each of width w and length L  Y with space sj
between the jth and (j+1)th pattern, where sj  sj+1, j = 1; 2;    ; n 1.
Lemma 2: The probability that
a circular defect with a diameter causes the short circuits
fault in the pattern shown in Fig. 3 is given by (3)–(7), shown
at the bottom of the previous page.
B. The Existence of Local Equivalent Circular Defect
(LECD) and the Characterization of Its Size
First, we give the following definition.
Definition 1) Local Equivalent Circular Defect: For a spe-
cified pattern (e.g., the multiple patterns shown in Fig. 3), a
circular defect is defined as the local equivalent circular defect
of a real defect if the probability that the circular defect causes
a fault in the pattern is the same as the probability that the real
defect causes a fault in the pattern.
Definition 2) Directional Extension and Orientation of a
Real Defect: For a real defect, the maximum possible ex-
tension of the real defect between two parallel straight lines,
which corresponds to a direction and touches the defect is
called the directional extension of the real defect in the
direction. As can be seen in Fig. 4, the directional extension
of the defect (dependent on the angle ) corresponds to the
distance . The orientation of the defect is defined as the
angle where reaches its minimum.
Then for the multiple patterns shown in Fig. 3, the proba-
bility that a real defect causes a short circuit fault and the
probability that the defect causes an open circuit fault can
Fig. 4. Measurement of real defect extension.
be expressed as
(8)
(9)
where is the probability
that the real defect causes a short circuit fault in the
multiple patterns of Fig. 3 when its orientation is ,
is the probability that the real
defect causes an open circuit faults in the multiple patterns
of Fig. 3 when its orientation is , the probability density
function of the orientation angle is , which holds
(10)
From the above definitions and expressions we have the
following results.
Theorem 1. Existence of LECD: For a real defect falling in
the multiple patterns of Fig. 3, there exists at least one LECD
such that the probability that the LECD causes a fault (short
circuit faults or open circuits faults) is just the same as the
probability that the real defect causes a fault in the same
pattern. In other words, the LECD of the real defect is existent.
Especially, when and satisfy , ,
the LECD is existent and unique. The proof of Theorem 1 can
be found in Appendix A.
Based on the existence of LECD, the size of LECD can be
characterized as follows.
Theorem 2: If a real defect falling in the multiple patterns
of Fig. 3 may cause a short circuit fault, then the diameter
of its LECD can be determined by solving the following
equation:
(11)
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where
(12)
(13)
Especially, if there exists
such that , and if the
distribution of the orientation angle is uniform in
, then it is easy to see that the unique solution
of (11) is
(14)
where is an arbitrary but fixed direction. This is the result
obtained in [11], and it is only a special case of the above
result. The proof of Theorem 2 is given in Appendix B.
Based on the above conclusion, we have the following
corollary.
Corollary 1: If a real defect falling in the multiple patterns
shown in Fig. 3 may causes an open circuit fault, then the di-
ameter of its LECD is determined by solving the following
equation:
(15)
where
(16)
(17)
Especially, if there exists
such that , and if the
distribution of the orientation angle is uniform in
, the unique solution of (20) is
(18)
where is an arbitrary but fixed direction.
C. An Approximate LECD Model
The above analysis indicates that it is the extent function
and thus the convex hull (not the actual shape) of a real
defect that is important in determining its (and thus the
probability the defect cause a fault) in a pattern. In practice,
the extent function has to be estimated in a simple way
to eliminate the need to keep all the outline data. Then an
approximate size of LECD can be obtained by using the
estimated extent function. One way is to use , an elliptical
approximation to the extent function [11], to find an
equivalent radius, . That is, to find a roughly equivalent
radius to by solving the following equation:
(19)
or
(20)
where
This has the effect of dramatically reducing the amount of data
required for each defect [from the entire extent function
to just and ].
III. EXPERIMENTAL RESULTS AND DISCUSSIONS
A. Experimental Results
In order to compare the LECD model developed in this
paper with models available, more than 500 real defect samples
(several of those samples are shown in Fig. 1) were obtained
using a test chip designed with a mature 5 m technology. The
novel test structure design developed in [11] is adopted in the
test chip to localize real defects, and then optical measurement
equipment is used to detect the details of these real defect.
The outlines of these defects are abstracted by using Photo
Styler (software for image processing). Only defects of type
“extra material” are considered. Based on these outlines, the
ratio and the orientations of these real defects are
summarized in Figs. 5 and 6, respectively.
Analysis of Fig. 6 shows that the distribution of the
orientation is governed by the probability density function
with defined as
(21)
where , , , and .
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Fig. 5. Distribution of ratio dmax=dmin.
Fig. 6. Distribution of defect orientation.
That is to say, the distribution of defect orientation appears
to peak near . Presumably, the distribution of the orien-
tation should be uniform for . This may be
the result of bias in the procedure used to locate defects. The
distribution of obtained Fig. 5 indicates that the
real defects are almost all oblong. Clearly, oblong defects are
more likely to cause faults when oriented vertically, and hence
angles near might be observed with higher frequency.
For simplicity, distribution of the orientation is assumed to be
uniform for . From the result and conclusion in
Theorem 2, the LECD of these real defects in the two patterns
of Fig. 3 (where m, m) are determined.
The fault probability kernel of the two patterns of Fig. 3 is
shown in Fig. 7.
Figs. 8 and 9 summarize the measured defect size distribu-
tions.
In Fig. 8, the left bar of each size interval shows the size
distribution of obtained by using the max circle model,
the bars in the center represent the size distribution of
obtained by using the LECD model which was described in
Section II. The right bars show the size distribution of
obtained by using the min circle model. In Fig. 9, the left bars
show the distribution of obtained by using the approximate
LECD model, the center bars represent the size distribution of
, and the right bars show the distribution of which, the
diameter of a circular defect obtained by using the elliptical
model, is approximated by [11]
(22)
The min circle model, where the diameter is chosen equal
to the minimum extension of the defect, predicts a greater
number of defects than other models (LECD, elliptical, max
circle) in the regions of smaller defect size (about 5 m); the
max circle model, where the diameter is chosen equal to the
maximum extension of the defect, predicts greater number of
defects than the other models (LECD, elliptical, min circle)
in the regions of larger defect size (approximately larger than
10 m); and the elliptical model represents an intermediate
strategy which predicts an intermediate number of defects in
all regions. The elliptical model, max circle model, and min
circle model are all independent of the pattern in question,
but the LECD model is pattern dependent [cf. (11) and (15)],
so the defect size distribution obtained by using LECD model
is also dependent on the pattern concerned. Then the defect
number predicted in a region by using LECD model will vary
from layout to layout. Here, the LECD model predicts greater
number of defects than the other models (elliptical, max circle,
and min circle) in the regions about 7.5 m, where the defect
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Fig. 7. Fault probability kernel.
Fig. 8. Measured defect size distribution (R; dmax; dmin).
Fig. 9. Measured defect size distribution (R; R^; dellip).
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TABLE I
COMPARISON OF COMPUTATIONAL TIME FOR DIFFERENT MODELS
Fig. 10. Plot of R versus ^R.
size distribution obtained by using LECD model reach its peak.
In other regions of defect size, however, such is not the case.
The LECD model can transform a real defect into a circular
defect with just the same probability of causing an open line or
a short circuit on the pattern concerned. Thus the probability
that a real defect causes a fault in the pattern can be precisely
predicted by using the LECD model. Figs. 8 and 9 indicate
that there exist great differences between the size distribution
of LECD model (or approximate LECD model) and the size
distributions of the other models (max circle model, the min
circle model, and elliptical model), but the approximate LECD
model is almost coincident with the LECD model. Then great
errors will be aroused in the prediction of fault probability by
using the max circle model, min circle model, and elliptical
model. To illustrate the differences furthermore, Figs. 10–13
present the plots of versus , versus , versus
, and versus , respectively, and the differences
of computational time of the different models are given in
Table I.
B. Discussion
The above analysis shows that the LECD model can trans-
form a real defect into a circular defect with just the same
probability of causing an open line or a short circuit on the
pattern concerned. The distribution of represents the size
distribution that should be such that the probability a real
defect causes a fault in the pattern can be precisely predicted
by using a circular defect model (e.g., max circle model, the
min circle model and elliptical model). For a fixed design, the
distribution of its provides us a norm to determine the error
Fig. 11. Plot of R versus dellip.
Fig. 12. Plot of R versus dmax.
that will be aroused in the prediction of the probability a real
defect causes a fault in the pattern by using a circular defect
model, and thus provides us a norm to estimate approximately
the error that will be aroused in the prediction of the fault
probability of a new designed pattern by using the circular
defect model. For a certain process, a carefully designed text
structure (e.g., the novel test structure design developed in
paper [11]) should be used to collect enough defect data which
can be used to determine the distributions of , , and
, and then the distributions of and of the text
structure can also be determined. The differences between
the distribution of diameter of the text structure and the
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Fig. 13. Plot of R versus dmin.
distributions of the other diameter ( , , , and )
will be used for reference in the fault probability prediction
(and thus the yield prediction) of a IC’s manufactured in the
process. Since the is dependent on the pattern in question,
may not produce reliable predictions when applied to a
new pattern. The results obtained in Figs. 9, 10, and Table I
indicate that the is almost coincident with , so can
be used as in practice to eliminate the need to keep all the
outline data. The framework developed in this paper takes the
defect of type “extra material” as example, but it also applies
to other cases where the defect size is concerned.
Although the max circle model, min circle model and
elliptical model are simple and pattern independent, but a
great number of errors will be aroused in the fault probability
prediction of a design (cf. Figs. 8, 9, and 11–13). The actual
shape of a defect might be quite complex, but the framework
developed in this paper indicates that it is the convex hull of a
real defect that is important in determining the probability the
defect causes a fault in a pattern. To the extent that this object
is less complicated than the actual boundaries, real defect
outline model building becomes a more attractive enterprise.
Hess and Stro¨le [11] attempt a good way for the problem.
They use and of a real defect to approximate
the boundary of the defect by an ellipse which is pattern
independent. Our experimental results show that the ellipse
is an good approximation to the convex hull of the real defect
(cf. Figs. 9 and 10) and it could be used to directly model the
defect outlines. These might give rise to more realistic fault
probabilities and ultimately yield models, but it is somewhat
wasteful to reduce the ellipse in the way proposed by Hess and
Stro¨le (i.e., transform the ellipse into a circle has a diameter of
), especially if the actual outline data has to be maintained
to make predictions from layout to layout.
IV. CONCLUSION
Although the LECD model is pattern dependent and needs
high cost for measuring a large number of values, it
provides us a norm to determine the accuracy of a defect
outline model. The maximum circle model, the minimum
circle model, and elliptical model are simple and pattern
independent, but they will arouse great errors in the prediction
of fault probability of a IC. Thus a great error may be aroused
in the estimation of the IC yield. The framework developed in
this paper indicates that it is the convex hull of a real defect
that is important in determining the probability the defect cause
a fault in a pattern, and the ellipse determined by and
of a real defect is a good model to approximate the
convex hull of the real defect, so it is advocated that the ellipse
rather than the maximum circle model, the minimum circle
model and elliptical model, should be used for fault probability
and yield prediction from layout to layout. The results obtained
in this paper lay the foundation for enhancing the accuracy
of predicted IC fault probability, and hence enhancing the
accuracy of predicted IC yield.
APPENDIX A
PROOF OF THEOREM 1 (THE EXISTENCE OF LECD)
By the definition of (2), one gets
and all in all
From the definition of (1), we know that ,
is a monotonically nondecreasing function
in the domain . Hence, we also have
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but from (9) and (10), we know that the probability that a real
defect causes a fault should hold the following inequality
Then by the intermediate value theorem we know that there
exists a such that
especially, if
then is unique.
Following a similar proof as given above, one can draw a
same conclusion for short circuit.
APPENDIX B
PROOF OF THEOREM 2
From (8), we know that the probability that a real defect
falling in the multiple pattern of Fig. 3 causes a short circuit
fault can be expressed as
where
then by the definitions of and
one gets
1) when ,
2) when ,
3) when ,
, ,
where and are defined in (12) and (13), respectively.
Then
Hence, from the conclusion of (3) and the definition of LECD,
we know that should hold by the following equation:
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